Principal ASIC Product Engineer

31 MSI - (Marvell Semiconductor Inc.) US
VT, US Full Time
POSTED ON 10/12/2022 CLOSED ON 11/23/2022

Job Posting for Principal ASIC Product Engineer at 31 MSI - (Marvell Semiconductor Inc.) US

About Marvell At Marvell, we believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology. Trusted by the world’s leading technology companies for 25 years, we move, store, process and secure the world’s data with semiconductor solutions designed for our customers’ current needs and future ambitions. Through a process of deep collaboration and transparency, we’re ultimately changing the way tomorrow’s enterprise, cloud, automotive, and carrier architectures transform—for the better. The data infrastructure that our customers build has never been more critical to our global economy. It’s what’s keeping the world connected, businesses running, and information flowing. If you’re ready to excel, innovate, and truly enjoy your work, apply now for the position detailed below. The Opportunity Marvell is looking for an extremely motivated, talented Principal ASIC Product Engineer. You will become part of a dynamic product engineering team working on the most advanced semiconductor technologies. Working at Marvell is exciting with a lot of growth potential within the company. You will work closely with ASIC Design and test engineering teams to design, develop, debug and maintain product test solutions for our highly complex ASIC products Job Responsibilities: As a Principal ASIC Product Engineer, you will work closely with design, process, DFM/DFT, and test teams. Lead debug and characterization of new ASIC product test and IP’s. Help develop test strategies and plans for the most advanced ASICs in the world. Develop creative solutions by looking at volume data, analyzing trends, and test lab experimentation to solve challenging yield and test problems seen on the production floor. Lead optimization and continuous improvement efforts on the production test screen specification. Balance business requirements to meet yield, quality, test time, and DPPM expectations. Help and support RMA testing, customer facing teams, and quality and reliability teams during customer escalations to understand the issue and fix gaps identified in coverage. Define yield and manufacturing specifications for various test insertions (Wafer Sort, Final Test and System level Test) Play a lead role in test flow optimization and test time reduction. Work with design and DFT/DFM groups to define and enhance yield and test methodologies. Play a key role in new product qualification before volume production as well as new package/fab qualifications. #L1-JB1 Requirements: Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience. Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience. Good background in ATE testing on Advantest Ultraflex systems, test methodology development, DFT/DFM, and high-speed digital testing experience required Mixed Signal testing is a strong plus Must have excellent project planning, collaboration and communication skills. Excellent problem solving, teamwork, and collaboration skills Has an inherent sense of urgency and accountability Extensive Data analysis experience and skills. Up to 10% Travel required including international The Perks With competitive compensation and great benefits, you will enjoy our workstyle within an incredible culture. We’ll give you all the tools you need to succeed so you can grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. Your Future Marvell provides a work environment that promotes employee growth and development. We are searching for an individual who wants to grow with the company and will strive to improve performance. If you are driven, personable, and energetic, there will be additional opportunities for you here at Marvell. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Principal ASIC Design Engineer
Fortinet -
Sunnyvale, CA
Principal ASIC Design Engineer
Candidate Experience site -
Sunnyvale, CA
GC010PE2 - Principal Engineer - Cleared
Principal Engineer - Cleared - NiSUS Technologies Corporation -
Annapolis, MD

Salary.com Estimation for Principal ASIC Product Engineer in VT, US
$89,376 to $115,356
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

Sign up to receive alerts about other jobs with skills like those required for the Principal ASIC Product Engineer.

Click the checkbox next to the jobs that you are interested in.

  • Change Request Management Skill

    • Income Estimation: $74,627 - $89,762
    • Income Estimation: $71,648 - $87,960
  • Cost Estimation Skill

    • Income Estimation: $65,082 - $101,736
    • Income Estimation: $69,462 - $93,858
This job has expired.
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at 31 MSI - (Marvell Semiconductor Inc.) US

31 MSI - (Marvell Semiconductor Inc.) US
Hired Organization Address Santa Clara, CA Full Time
About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connec...
31 MSI - (Marvell Semiconductor Inc.) US
Hired Organization Address Santa Clara, CA Intern
About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connec...

Not the job you're looking for? Here are some other Principal ASIC Product Engineer jobs in the VT, US area that may be a better fit.

Principal Engineer, ASIC Validation

Western Digital, Irvine, CA

Principal ASIC Verification Engineer

Western Digital, Roseville, CA