(6200-1023) Staff/Sr. Engineer (Verification)

Achronix Semiconductor Corporation
Santa Clara, CA Full Time
POSTED ON 4/28/2022 CLOSED ON 10/22/2022

Job Posting for (6200-1023) Staff/Sr. Engineer (Verification) at Achronix Semiconductor Corporation

Achronix Semiconductor Corporation is a fabless semiconductor corporation based in Santa Clara, California, offering high-performance FPGA solutions. Achronix is the only supplier to have both high-performance and high-density standalone FPGAs and embedded FPGA (eFPGA) solutions in high-volume production. Achronix's FPGA and eFPGA IP offerings are further enhanced by ready-to-use PCIe accelerator cards targeting AI, ML, networking and data center applications. All of Achronix's products are supported by best-in-class EDA software tools.

Position Profile Name: Staff/Sr. Engineer (Verification)

Requisition No.:6200-1023

Type of Position:Regular, Exempt

Reports to:Hardware Engineering Manager, Core Technology

Location:Santa Clara, California

Contact:hr@achronix.com

Job Description/Responsibilities

The successful candidate will be responsible for the functional verification of high-performance digital logic for standalone and embedded FPGAs.

Responsibilities include the following:

  • Define the test plan and setup the verification environment at unit and chip level
  • Write constrained-random and directed testcases in Verilog/System Verilog/UVM to verify RTL functionality
  • Run functional simulations and regressions, including gate level and timing annotated simulations
  • Debug issues, report and track bugs to closure
  • Collect coverage metrics and track verification progress
  • Support porting of the verification infrastructure for post-silicon validation
  • Mentor junior engineers

Required Skills and Qualifications

  • Experience designing/maintaining flows and methodologies from scratch
  • Experience with digital VLSI design and verification
  • Proficiency in Verilog coding and using a scripting language (e.g., Python or Perl) is a must
  • Experience with Simulation, Debugging and Formal Verification
  • Experience with UVM or System Verilog for verification is a plus
  • Familiarity with using and/or designing FPGAs is a plus
  • Familiarity with revision-control systems (e.g., perforce, git) is a plus
  • Excellent debugging skills
  • Well organized and excellent communication skills
  • BS/MS in Electrical Engineering or Computer Science 2-10 years' experience
#11883 - System Test Engineer Lead
System Test Engineer Lead - Qualitest -
Mountain View, CA
#12723 - Verification Test Engineer (Medical Device Testing)
Verification Test Engineer (Medical Device Testing) - Qualitest -
Santa Clara, CA
#12722 - Verification Test Engineer (Medical Device Testing)
Verification Test Engineer (Medical Device Testing) - Qualitest -
Santa Clara, CA

Salary.com Estimation for (6200-1023) Staff/Sr. Engineer (Verification) in Santa Clara, CA
$107,440 to $127,340
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

Sign up to receive alerts about other jobs with skills like those required for the (6200-1023) Staff/Sr. Engineer (Verification).

Click the checkbox next to the jobs that you are interested in.

  • Business Requirement Gathering Skill

    • Income Estimation: $77,263 - $96,162
    • Income Estimation: $85,056 - $99,643
  • Computer Simulation Skill

    • Income Estimation: $94,536 - $131,810
    • Income Estimation: $97,203 - $136,822
This job has expired.
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Not the job you're looking for? Here are some other (6200-1023) Staff/Sr. Engineer (Verification) jobs in the Santa Clara, CA area that may be a better fit.

Side Hustle Expert - AI Prompt Engineer

AI Prompt Engineer - Fud, San Jose, CA

#12664 - Senior GIS Data Engineer

Senior GIS Data Engineer - Qualitest, Mountain View, CA