What are the responsibilities and job description for the Silicon Physical Design Engineer IV position at Apex Systems?
Job Description
Job#: 1318557
Job Description:
If interested, please email resume to:
Silicon Physical Design Engineer IV
Location: Sunnyvale, CA / Redmond, WA / Austin, TX
As a custom IC Layout Design Engineer you will work with a world-class group of engineers creating high performance and area/power efficient design for our next generation AR chips and systems. You will work closely with layout, circuit, and automation teams to layout custom cells for advanced integrated circuits.
Responsibilities:
Read and understand circuit schematics and design specifications.
Ensure that layouts meet required specifications.
Layout activity will include exploratory development and evaluation in an R&D environment
Perform initial block floor planning, develop layout schedule, monitor progress, resolve issues and report status.
Communicate with other layout engineers in multiple sites to identify layout best practices, methodology advances and track updates in the field to improve quality and efficiency
Minimum Qualifications:
Expertise in an advanced node layout (e.g. 7nm, 5nm, 4nm, or 3nm)
Ability to run DRC, LVS, EM and other physical verifications flows, interpret reports and correct layouts
Expertise with standard cell or memory layout styles
Preferred Qualifications:
Experience running and modifying SKILL, Perl, Python, or Shell Scripts
Experience triaging layout and physical verification tool bugs and validating correctness of new methodologies, tool versions and foundry collaterals.
Pay Rate: $100-$110
EEO Employer
Apex Systems is an equal opportunity employer. We do not discriminate or allow discrimination on the basis of race, color, religion, creed, sex (including pregnancy, childbirth, breastfeeding, or related medical conditions), age, sexual orientation, gender identity, national origin, ancestry, citizenship, genetic information, registered domestic partner status, marital status, disability, status as a crime victim, protected veteran status, political affiliation, union membership, or any other characteristic protected by law. Apex will consider qualified applicants with criminal histories in a manner consistent with the requirements of applicable law. If you have visited our website in search of information on employment opportunities or to apply for a position, and you require an accommodation in using our website for a search or application, please contact our Employee Services Department at or
Job Description:
If interested, please email resume to:
Silicon Physical Design Engineer IV
Location: Sunnyvale, CA / Redmond, WA / Austin, TX
As a custom IC Layout Design Engineer you will work with a world-class group of engineers creating high performance and area/power efficient design for our next generation AR chips and systems. You will work closely with layout, circuit, and automation teams to layout custom cells for advanced integrated circuits.
Responsibilities:
Read and understand circuit schematics and design specifications.
Ensure that layouts meet required specifications.
Layout activity will include exploratory development and evaluation in an R&D environment
Perform initial block floor planning, develop layout schedule, monitor progress, resolve issues and report status.
Communicate with other layout engineers in multiple sites to identify layout best practices, methodology advances and track updates in the field to improve quality and efficiency
Minimum Qualifications:
Expertise in an advanced node layout (e.g. 7nm, 5nm, 4nm, or 3nm)
Ability to run DRC, LVS, EM and other physical verifications flows, interpret reports and correct layouts
Expertise with standard cell or memory layout styles
Preferred Qualifications:
Experience running and modifying SKILL, Perl, Python, or Shell Scripts
Experience triaging layout and physical verification tool bugs and validating correctness of new methodologies, tool versions and foundry collaterals.
Pay Rate: $100-$110
EEO Employer
Apex Systems is an equal opportunity employer. We do not discriminate or allow discrimination on the basis of race, color, religion, creed, sex (including pregnancy, childbirth, breastfeeding, or related medical conditions), age, sexual orientation, gender identity, national origin, ancestry, citizenship, genetic information, registered domestic partner status, marital status, disability, status as a crime victim, protected veteran status, political affiliation, union membership, or any other characteristic protected by law. Apex will consider qualified applicants with criminal histories in a manner consistent with the requirements of applicable law. If you have visited our website in search of information on employment opportunities or to apply for a position, and you require an accommodation in using our website for a search or application, please contact our Employee Services Department at or
RF/Analog IC Design Engineer (Silicon Engineering)
SpaceX -
Redmond, WA
Design Engineer IV
INSPYR Solutions -
Redmond, WA
Electrical Design Validation Engineer IV
Ursus, Inc. -
Redmond, WA
