Design Verification Engineer

Summary:

Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Metas Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, through algorithms to architecture, transistors to firmware. As a Design Verification Engineer at Metas Reality Labs, you will work with a world-class group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP implementations and contribute to development and optimization of state of the art vision and sensing algorithms. You will work closely with researchers, architects and designers in creating test bench requirements and test cases for multiple state of the art IPs.

Required Skills:

Design Verification Engineer Responsibilities:

1. Work with researchers and architects defining verification methodologies for each of the different core IP.

2. Define and track detailed test plans for the different modules and top levels.

3. Implement scalable test benches including checkers, reference models, coverage groups in System Verilog.

4. Keep track of coverage metrics and bugs encountered and fixed.

5. Implement self-testing directed and random tests.

6. Support post silicon bring up and debug activities.

7. Ability to communicate clearly.

Minimum Qualifications:

Minimum Qualifications:

1. 2 years of System Verilog OVM/UVM DV experience.

2. Knowledge of Python, Perl, shell scripting.

3. Knowledge with assertions (SVA) or others.

4. Knowledge of digital ASICs design flows.

5. Bachelors degree in Electrical Engineering or Computer Science or equivalent experience.

Preferred Qualifications:

Preferred Qualifications:

1. C, C coding, debugging experience.

2. Experience as a digital design engineer.

3. Experience with low power design.

4. FPGA implementation and debug experience.

5. Experience in verification of numerical compute based designs.

Industry: Internet

Equal Opportunity: Facebook is proud to be an Equal Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Facebook is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at [ Email address blocked ] - Click here to apply to Design Verification Engineer.

Salary : $90,000 - $120,000