Salary Job Openings

Design Verification Engineer

Arteris IP
Campbell, CA Other
POSTED ON 9/29/2022 CLOSED ON 11/10/2022

Job Posting for Design Verification Engineer at Arteris IP

Do you want to contribute to the backbone of the some of the world's most popular SoCs?

As a Design Verification Engineer at Arteris, you will work with an expert team to design and deliver interconnect & memory hierarchy solutions for some of the world's most sophisticated mobile, telecom, automotive, and consumer SoC designs.

You will create designs in a powerful language that blends traditional RTL with leading-edge software to provide extremely configurable, testable, and high-quality solutions. You will go home at the end of the day amazed at all the places where your creations end up.

You will have the opportunity to be part of a proven-successful startup, and to influence development environment, architecture, verification, and everything in-between – you will no longer be stuck in a silo or just a cog in the machine. Your co-workers will be an experienced team of industry experts that love what they do.

Key Responsibilities:

  • Advanced UVM based test bench development and debugging
  • Defining, documenting, developing, and executing RTL verification test/coverage at system level
  • Performance verification and power-aware verification
  • Triaging Regressions, Debugging RTL designs in Verilog and System Verilog
  • Help improve and refine verification process, methodology, and metrics
  • UVM expertise on complex SoC projects from test bench development to verification closure

Experience Requirements / Qualifications:

  • 3 or more years of design and verification experience and a plus in interconnect verification experience
  • Verification flow enhancements using a scripting language such as Shell scripts, Python & JavaScript
  • Strong RTL (Verilog) and UVM/C test bench debugging skills
  • Experience integrating vendor provided VIPs for unit and system level verification
  • Experience with Arm AMBA protocols
  • This opportunity involves high performance, low power designs on a highly visible project

Education Requirements:

  • MS degree in EE, CS, or equivalent preferred. BS degree minimum.
Design Verification Engineer
DivTek Global Solutions Inc. -
Milpitas, CA
View Job Details
Logic Design and Verification Engineer
FLC Technology Group Inc. -
Santa Clara, CA
View Job Details
Design Verification Engineer
Apple -
Cupertino, CA
View Job Details

Hourly Wage Estimation for Design Verification Engineer in Campbell, CA
$72.94 to $87.44
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

Sign up to receive alerts about other jobs with skills like those required for the Design Verification Engineer.

Click the checkbox next to the jobs that you are interested in.

  • Business Requirement Gathering Skill

    • Income Estimation: $92,991 - $121,830
    • Income Estimation: $89,609 - $114,029

  • Data Mapping Skill

    • Income Estimation: $88,562 - $117,015
    • Income Estimation: $107,430 - $125,706
This job has expired.
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Not the job you're looking for? Here are some other Design Verification Engineer jobs in the Campbell, CA area that may be a better fit.

#12723 - Verification Test Engineer (Medical Device Testing)

Verification Test Engineer (Medical Device Testing) - Qualitest, Santa Clara, CA

#12722 - Verification Test Engineer (Medical Device Testing)

Verification Test Engineer (Medical Device Testing) - Qualitest, Santa Clara, CA

View More Jobs