Principal Digital Design Engineer

Astera Labs
Santa Clara, CA Full Time
POSTED ON 7/10/2024 CLOSED ON 8/12/2024

What are the responsibilities and job description for the Principal Digital Design Engineer position at Astera Labs?

Job Description

We are looking for a Principal Digital Design Engineer with experience developing micro-architecture and implementation of the front-end circuit design, including RTL, synthesis, IP integration, and block-level verification for high performance network controllers. The candidate must have good knowledge of communication/interface protocols such as PCI-Express (Gen-3 and above), Ethernet, NVMe, etc.

Basic qualifications:

  • Strong academic and technical background in electrical engineering. A Bachelor’s degree in EE is required, and a Master’s degree is preferred.
  • 10 years’ experience supporting or developing complex SoC/silicon products for Server, Storage, and/or Networking applications.
  • Professional attitude with the ability to prioritize a dynamic list of multiple tasks, plan and prepare for customer meetings in advance, and work with minimal guidance and supervision.
  • Entrepreneurial, open-mind behavior and can-do attitude. Think and act fast with the customer in mind!
  • Authorized to work in the US and start immediately.

Required experience:

  • Hands-on, thorough knowledge of high-speed protocols like PCIe, Ethernet, NVMe, etc.
  • Proven front end design expertise – architecture, RTL, simulations, synthesis, timing closure, GLS, DFT etc.
  • Full chip or block level ownership from architecture to GDS, driving multiple complex designs to production
  • Experience with Cadence and/or Synopsys digital design tools/flows
  • Good knowledge of design for test (DFT), stuck-at and transition scan test insertion
  • Familiarity with UVM based design verification
  • Silicon bring-up and debug expertise
  • Small-geometry CMOS (≤28nm) design

Preferred experience:

  • Scripting with Python or other equivalent programming languages.
  • Development/support for PCIe or Ethernet Switch products.

The base salary range is $180,000.00 USD – $260,000.00 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.  

Salary : $180,000 - $260,000

Principal Equipment Engineer
Western Digital -
San Jose, CA
Principal CMP Equipment Engineer
Western Digital -
San Jose, CA
Principal Engineer, MES Applications
Western Digital -
San Jose, CA

For Employer
Looking for Real-time Job Posting Salary Data?
Keep a pulse on the job market with advanced job matching technology.
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Principal Digital Design Engineer?

Sign up to receive alerts about other jobs on the Principal Digital Design Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$205,958 - $237,405
Income Estimation: 
$202,515 - $230,778
Income Estimation: 
$205,958 - $237,405
Income Estimation: 
$202,515 - $230,778
Income Estimation: 
$170,596 - $193,452
Income Estimation: 
$205,958 - $237,405

Sign up to receive alerts about other jobs with skills like those required for the Principal Digital Design Engineer.

Click the checkbox next to the jobs that you are interested in.

  • Circuit Analysis Skill

    • Income Estimation: $235,963 - $290,691
    • Income Estimation: $301,487 - $344,074
  • Computer Simulation Skill

    • Income Estimation: $196,193 - $249,718
    • Income Estimation: $204,398 - $267,248
This job has expired.
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Astera Labs

Astera Labs
Hired Organization Address Santa Clara, CA Full Time
Role and Responsibilities To support rapid international business growth, we are hiring a Senior Product Manager-PCIe So...
Astera Labs
Hired Organization Address Santa Clara, CA Full Time
Job Description We are looking for Senior Digital Design Engineers with experience developing micro-architecture and imp...
Astera Labs
Hired Organization Address Santa Clara, CA Full Time
Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud in...
Astera Labs
Hired Organization Address Santa Clara, CA Full Time
Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud in...

Not the job you're looking for? Here are some other Principal Digital Design Engineer jobs in the Santa Clara, CA area that may be a better fit.

SerDes RTL Senior Principal Digital Design Engineer

Cadence Design Systems, San Jose, CA

Principal Engineer, Equipment Engineering

Western Digital, Fremont, CA