What are the responsibilities and job description for the Senior ASIC / RTL Design Engineer position at Cynet Systems?
Job Details
We are looking for Senior ASIC / RTL Design Engineer for our client in San Jose, CA
Job Title: Senior ASIC / RTL Design Engineer
Job Location: San Jose, CA
Job Type: Contract
Job Description:
Pay Range $50.64hr - $75.97hr
- The work will expose the designer to a number of IP including ARM cores, Ethernet, DDR, DMA, PCIE, SATA and AMD internal IP.
- Successful candidates will be responsible for leading, and participating in, the design of leading-edge SoC s in advanced digital CMOS processes.
- RTL Design Engineers are expected contribute in all aspects of SoC design including: Chip definition, Architecture development and modeling, Development of micro-architectural specifications, Conversion of micro-architectural specifications to logic implementation, Verification, emulation, debug, synthesis, and timing closure, Interfacing with physical execution, software, and silicon bring-up teams.
- SoC Design.
- Knowledge AND hand-on experience from industry ASIC design flow including RTL coding, IP Integration, debugging/verification, and supporting synthesis and timing closure.
- Working knowledge of ARM cores and other I/O standard interfaces.
- Roughly 10 years experience, but less is acceptable.
- An ideal candidate would also exhibit.
- Strong communication and documentation skills, Good organizational, time management and multitasking skills.
- Strong initiative and discipline to follow-through, Technical leadership.
Salary : $51
ASIC RTL Design Engineer
IntelliPro Group Inc. -
Fremont, CA
SerDes RTL Senior Principal Digital Design Engineer
Cadence Design Systems -
San Jose, CA
Senior RTL Design Engineer
Prodapt -
San Jose, CA
