Staff Design for Test Engineer

Tenstorrent
Santa Clara, CA Full Time
POSTED ON 4/29/2024

The role is Design for Test (DFT) for high-performance designs going into industry leading AI/ML architectures. The person coming into this role will be involved in all implementation aspects from RTL to tapeout for various IPs on the chip. High level challenges include reducing test cost while attaining high coverage, and facilitating debug and yield learnings while minimizing design intrusions. The work is done collaboratively with a group of highly experienced engineers across various domains of the ASIC.

This role is hybrid, based out of Santa Clara, CA or Austin, TX 

 

Responsibilities:

  • Implementation of DFT features into RTL using verilog.
  • Understanding of DFT Architectures and micro-architectures.
  • ATPG and test coverage analysis using industry standard tools.
  • JTAG, Scan Compression, and ASST implementation.
  • Gate level simulation using Synopsys VCS and Verdi.
  • Support silicon bring-up and debug.
  • MBIST planning, implementation, and verification.
  • Support Test Engineering on planning, patterns, and debug.
  • Develop efficient DFx flows and methodology compatible with front end and physical design flows

 

Experience & Qualifications:

  • BS/MS/PhD in EE/ECE/CE/CS with at least 5 years of industry experience in advanced DFx techniques.
  • DFx experience implementing in finFET technologies.
  • Experience with industry standard ATPG and DFx insertion CAD tools.
  • Familiarity with SystemVerilog and UVM.
  • Fluent in RTL coding for DFx logic including lock-up latches, clock gates, and scan anchors.
  • Understanding of low-power design flows such as power gating, multi-Vt and voltage scaling.
  • Good understanding of high-performance, low-power design fundamentals.
  • Knowledge of fault models including Stuck-at, Transition, Gate-Exhaustive, Path Delay, IDDQ, and Cell Aware.
  • Exposure to post-silicon testing and tester pattern debug are major assets.
  • Experience with Fault Campaigns a plus.
  • Strong problem solving and debug skills across various levels of design hierarchies.

 

Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.
 
Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.
 
Due to U.S. Export Control laws and regulations, Tenstorrent is required to ensure compliance with licensing regulations when transferring technology to nationals of certain countries that have been sanctioned by the U.S. government.
 
As this position will have direct and/or indirect access to information, systems, or technologies that are subject to U.S. Export Control laws and regulations, please note that citizenship/permanent residency information and/or documentation will be required and considered as Tenstorrent moves through the employment process.

Salary.com Estimation for Staff Design for Test Engineer in Santa Clara, CA
$140,639 to $165,854
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

Sign up to receive alerts about other jobs that are on the Staff Design for Test Engineer career path.

Click the checkbox next to the jobs that you are interested in.

Income Estimation: 
$102,369 - $119,559
Income Estimation: 
$125,436 - $148,384
Income Estimation: 
$102,174 - $123,271
Income Estimation: 
$131,645 - $153,634
Income Estimation: 
$131,645 - $153,634
Income Estimation: 
$170,677 - $192,458

Sign up to receive alerts about other jobs with skills like those required for the Staff Design for Test Engineer.

Click the checkbox next to the jobs that you are interested in.

  • Computer Simulation Skill

    • Income Estimation: $72,261 - $95,263
    • Income Estimation: $72,403 - $88,542
  • Cost Estimation Skill

    • Income Estimation: $65,224 - $101,963
    • Income Estimation: $68,499 - $94,115
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Tenstorrent

Tenstorrent
Hired Organization Address Santa Clara, CA Full Time
Physical design for high-performance designs going into industry leading AI/ML architecture. The person coming into this...
Tenstorrent
Hired Organization Address Santa Clara, CA Full Time
CPU Unit Verification Engineer will focus on the Unit/Block level verification for high-performance CPUs. The person com...
Tenstorrent
Hired Organization Address Santa Clara, CA Full Time
Design and development of emulation infrastructure for high-performance AI/ML engines going into industry leading chiple...
Tenstorrent
Hired Organization Address Austin, TX Full Time
The RISC-V CPU Design Verification Engineering Leader will be responsible for the pre-silicon RTL verification of high p...

Not the job you're looking for? Here are some other Staff Design for Test Engineer jobs in the Santa Clara, CA area that may be a better fit.

#12722 - Verification Test Engineer (Medical Device Testing)

Verification Test Engineer (Medical Device Testing) - Qualitest, Santa Clara, CA

IC Characterization/Test Engineer Intern

Omni Design Technologies, Milpitas, CA