IC Design Verification Engineer

WinMax Systems Corporation
San Jose, CA Full Time
POSTED ON 3/19/2024
Job DescriptionIC design verification engineerSan Jose, CAFull time hire QualificationsYour primary job responsibility is to establish/enhance the verification methodology for unit-level MAC layer simulation and extend the methodology to SoC level simulation environments. In this role you will be architecting and implementing the infrastructure including test-benches, APIs, golden reference models, 802.11 specific protocol layer generators and checkers. You will also be responsible for establishing metrics and implementing tests for functional correctness, coverage, and performance characterization. Typically requires a BSCS/BSEE degree and 8 years of related experience, an MSCS/MSEE degree and 6 years of related experienceExperience building UVM based verification environments – unit-level and SoC - for 802.11, Ethernet or other networking designsKnowledge of wired or wireless networking protocols is desirableExpert knowledge of HVLs: SystemVerilog/OVM/UVM is required and OO programming experience is a plusKnowledge of assertion based (SVA, PSL based) methodologies – formal and simulation - is necessaryExperience in establishing and managing coverage requirements and achieving coverage metrics is desirableWorking knowledge of scripting in Perl, Python, Tcl, and CExperience with logic simulators and debug tools from Cadence, Synopsys, and MentorAbility to effectively collaborate with multiple teams, across geographies, in a dynamic, fast paced development environmentCapability to learn new skills or technologies as needed and be self-motivatedAdditional InformationAll your information will be kept confidential according to EEO guidelines.

Salary.com Estimation for IC Design Verification Engineer in San Jose, CA
$91,583 to $116,700
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

Sign up to receive alerts about other jobs with skills like those required for the IC Design Verification Engineer.

Click the checkbox next to the jobs that you are interested in.

  • Brand Management Skill

    • Income Estimation: $58,977 - $78,777
    • Income Estimation: $64,550 - $82,077
  • Branding Skill

    • Income Estimation: $57,894 - $76,061
    • Income Estimation: $62,322 - $86,471
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Not the job you're looking for? Here are some other IC Design Verification Engineer jobs in the San Jose, CA area that may be a better fit.

Analog/Mixed-Signal IC Verification Engineer

Omni Design Technologies, Milpitas, CA

#12722 - Verification Test Engineer (Medical Device Testing)

Verification Test Engineer (Medical Device Testing) - Qualitest, Santa Clara, CA