What are the responsibilities and job description for the CAD Engineer - EMIR Signoff position at Apple?
Summary
Posted:
Role Number:200451431
Do you love building elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices! The Signoff Engineer ensures that all necessary and appropriate verification and analysis work has been performed on a complex mixed-signal design prior to tapeout. In this highly visible role as a core team member in our advanced Signoff CAD Group, you will enhance your career working on innovative designs. You'll use your hands on experience in power EMIR analysis to develop/define & refine the signoff methodologies for gate-level, as well as transistor level designs. The areas will include but are not limited to signoff of functional static/dynamic IR analysis, scan mode IVD analysis, package model handling, power EM analysis, Signal EM, power switch modeling, and IP for reuse. You will contribute to the definition of signoff requirements early in the project, work with other teams in the organization (Design, CAD and Technology) to verify that the EDA flows and tools are set up and run correctly during the project, and all signoff criteria are met at the end of the project. Responsibilities also includes directly collaborating with design groups and providing frontline support for enablement / enhancement / debug requests.
Key Qualifications
- Solid understanding of circuit design principles and EMIR analysis at the transistor and gate level for multiple modes such as static and dynamic
- In-depth knowledge in industry leading tools, like Redhawk, Voltus, and Totem
- Experience in developing CMOS analog and mixed signal designs is a plus
- Experience in simulation and power analysis to verify circuit performance
- Strong understanding of CAD flows
- Proficiency in programming/scripting languages (Perl and Python)
- Excellent communication skills and ability to collaborate
Description
- Determine signoff criteria; work with technology and design teams - Participate in technology and design reviews - Develop and maintain signoff checks - Verify CAD flows are generating correct results (flow signoff) - Evaluate designs for signoff - Drive signoff reviews with design teams - Enablement of design teams on signoff infrastructure including page generation, build list maintenance, and enhancement request tracking - Signature file creation and management and delegation of signature responsibility - Milestone and signoff scheduling. Signature tracking - Ability to work in a demanding, team-oriented environment
Education & Experience
Minimum requirements of BS 10 years of relevant industry experience
Additional Requirements
CAD LEC Engineer
Advanced Micro Devices, Inc -
Austin, TX
CAD Engineer - PDV
Apple -
Austin, TX
CAD Engineer - Formal Verification
Apple -
Austin, TX
