Senior FPGA Design and Verification Engineer

HPR
Needham, MA Full Time
POSTED ON 3/9/2024 CLOSED ON 6/5/2024

What are the responsibilities and job description for the Senior FPGA Design and Verification Engineer position at HPR?

HPR is the leading provider of high-performance and ultra-low latency electronic trading and capital markets infrastructure solutions offered as a managed service. Our cutting-edge technology is used by tier-1 financial institutions to monitor and execute trades rapidly and efficiently. As we continue to innovate and grow, we’re searching for a forward-thinking Senior FPGA Design and Verification Engineer to help us build the future of capital markets infrastructure.

As a Senior FPGA Design and Verification Engineer you will:

  • Design and implement high-performance FPGA compute and networking systems used in electronic trading
  • Develop testbenches and execute verification plans to ensure design correctness
  • Collaborate with cross-functional teams to solve novel technical problems at the intersection of hardware and software
  • Be a key contributor to our process and team culture, continually iterating on how we build products, not just on what we build

Required Qualifications

  • BS/MS in Computer Engineering, Electrical Engineering, Computer Science, or related
  • 5 years of relevant experience in digital logic design and/or verification for FPGAs or ASICs
  • Experience writing RTL and/or testbenches in SystemVerilog (preferred) or VHDL
  • Proficiency working in a Linux environment
  • Excellent interpersonal, verbal, and written communication skills

Desired Qualifications

  • Experience working with Xilinx and/or Altera FPGAs
  • Familiarity with FPGA architecture and design techniques, including optimizations for synthesis and timing closure
  • Experience with advanced verification methodologies (constrained random testbenches, functional coverage, assertions, formal, UVM, etc.)
  • Experience with industry standard simulation and design tools (VCS, Vivado, Quartus)
  • In-depth knowledge of networking protocols (IP, TCP, UDP)
  • Experience with high-speed interfaces (PCIe, Ethernet, DDR)
  • Familiarity with programming in C and Python

Please note:  HPR currently does not provide employment sponsorship

Principal/Lead Design Verification Engineer
Lightmatter -
Boston, MA
Staff Engineer, Ethernet Digital Design Verification
Tenstorrent -
Boston, MA
Senior UVM Digital Verification Engineer
The Charles Stark Draper Laboratory, Inc. -
Cambridge, MA

For Employer
Looking for Real-time Job Posting Salary Data?
Keep a pulse on the job market with advanced job matching technology.
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Senior FPGA Design and Verification Engineer?

Sign up to receive alerts about other jobs on the Senior FPGA Design and Verification Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$74,641 - $90,661
Income Estimation: 
$86,614 - $105,832
Income Estimation: 
$133,869 - $154,732
Income Estimation: 
$170,596 - $193,452

Sign up to receive alerts about other jobs with skills like those required for the Senior FPGA Design and Verification Engineer.

Click the checkbox next to the jobs that you are interested in.

  • Bug/Defect Analysis Skill

    • Income Estimation: $148,050 - $191,503
    • Income Estimation: $153,019 - $201,912
  • Business Requirement Gathering Skill

    • Income Estimation: $129,317 - $164,950
    • Income Estimation: $141,715 - $177,567
This job has expired.
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Not the job you're looking for? Here are some other Senior FPGA Design and Verification Engineer jobs in the Needham, MA area that may be a better fit.

Principal FPGA Design Engineer

The Charles Stark Draper Laboratory, Inc., Cambridge, MA

Design Verification Engineer

Apple, Waltham, MA