Design Verification Engineer

Verilab
Austin, TX Full Time
POSTED ON 7/18/2024 CLOSED ON 8/16/2024

Job Posting for Design Verification Engineer at Verilab

Job Summary

We invite you to join our highly motivated team of consultants, providing clients with the very best in verification. You will be exposed to a diverse range of designs and application areas. We work on leading edge Audio, Automotive, Comms, Processors, Space, Video and more.

You will have the opportunity to travel, present at conferences, win Best Paper awards, or get involved with industry standards. We do it all. In addition to being good, we like to be seen to be good.

As a permanent full-time employee of Verilab, you will be responsible for all aspects of verification planning, management and implementation. You will be directly involved with helping build and grow client relationships.

You will be working alongside some of the smartest people in the industry. Verilab is a company where your skills will be tested, nurtured, and where your contribution makes a difference.

Key Qualifications

  • BSc/MSc in Electronic Engineering, Computer Engineering, or Computer Science.
  • 7 years of project-proven verification experience.
  • Experienced SystemVerilog/UVM developer:
    • Block and integration-level
    • Coverage-driven, self-checking verification environments from scratch
    • High-level sequence-based stimulus
    • Complex transaction-based checkers (e.g. scoreboards with data translation and ordering)
    • Register models
  • Specification level checks for several different protocols, e.g. AXI, DDRx, PCIe, USBx.
  • Verification planning:
    • Requirements capture and traceability
    • Estimation, prioritizing
    • Metrics used to determine verification closure
  • Ownership of work, from planning to implementation.
  • Experience dealing directly with strict deadlines and technical challenges.
  • Effective communication and collaboration with others.

Other Interesting Qualifications

  • Specman/e expertise to a similar level.
  • C/C developing, or integrating, reference models into SystemVerilog/UVM environments.
  • Formal Verification: Formal Property Verification, Proof Kits.
  • Experience leading a technical team, including mentoring, training, and performing technical peer reviews.
  • Embedded programming for ARM, or GPU processors.
  • Python or Perl.

Verilab is an established international professional services firm of verification experts. Founded in 2000, we specialize in solving the toughest functional verification problems for ASIC, FPGA and independent IP development. Our work ranges from rescuing projects struggling with verification, through sophisticated verification IP development, to complete methodology engineering. We innovate, implement, manage and coach.

Benefits

  • Full-time permanent employee with competitive salary.
  • 20 days paid vacation and observed holidays.
  • 401k Matching up to 6%.
  • Medical, dental, vision, term life, AD&D, and disability (100% of all premiums covered by Verilab).
  • Eligibility for bonuses.
  • Birthday gifts.
  • Book budget.
  • Leading industry career and personal development training.

Additional Requirements

  • All candidates must be eligible to work in the United States.
  • The ability to travel is required.
Senior Design Verification Engineer
LanceSoft, Inc. -
Austin, TX
Design Verification Engineer
Advanced Micro Devices, Inc -
Austin, TX
CPU Design & Verification Engineer
The Venture Build -
Austin, TX

Estimate Salary for Design Verification Engineer in Austin, TX
$103,873 (Medium)
$92,146 (25th)
$115,601 (75th)
For Employer
Looking for Real-time Job Posting Salary Data?
Keep a pulse on the job market with advanced job matching technology.
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

Sign up to receive alerts about other jobs that are on the Design Verification Engineer career path.

Click the checkbox next to the jobs that you are interested in.

Income Estimation: 
$74,065 - $89,961
Income Estimation: 
$85,942 - $105,011
Income Estimation: 
$89,901 - $118,606
Income Estimation: 
$113,303 - $147,332
Income Estimation: 
$84,442 - $101,296
Income Estimation: 
$110,637 - $130,009
Income Estimation: 
$109,314 - $131,729
Income Estimation: 
$103,675 - $126,646
Income Estimation: 
$119,177 - $146,987
Income Estimation: 
$113,303 - $147,332
Income Estimation: 
$125,683 - $161,645
Income Estimation: 
$103,675 - $126,646
Income Estimation: 
$135,113 - $161,594
Income Estimation: 
$133,825 - $161,905
Income Estimation: 
$130,307 - $157,140
Income Estimation: 
$139,423 - $172,259

Sign up to receive alerts about other jobs with skills like those required for the Design Verification Engineer.

Click the checkbox next to the jobs that you are interested in.

  • Computer Simulation Skill

    • Income Estimation: $71,619 - $93,151
    • Income Estimation: $75,099 - $92,604
  • Cost Estimation Skill

    • Income Estimation: $65,798 - $102,860
    • Income Estimation: $71,705 - $97,529
This job has expired.
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Not the job you're looking for? Here are some other Design Verification Engineer jobs in the Austin, TX area that may be a better fit.

Design verification Engineer and lead

Innova Solutions, Austin, TX

VLSI Design Verification Engineer

Intellectt Inc, Austin, TX